Notice of References Cited

Application/Control No.

10/007,498

Examiner

Latha Ravindran

Applicant(s)/Patent Under
Reexamination
NGUYEN ET AL.

Art Unit
Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-5,826,055	10-1998	Wang et al.	712/218
	В	US-			
	С	US-			
	D	US-			
	Е	US-			
	F	US-			
	G	US-			
	Н	US-			
	ı	US-			
	J	US-			
	К	US-			
	L	US-			
	м	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Nümber-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Q					
	R					
	S					
	Т					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)						
	U	Motorola, MPC7410 RISC Microprocessor Technical Summary, 2000, Pages 2 - 11, 20 - 21, 31 - 33, 36						
	٧	Morris, John, Computer Architecture The Anatomy of Modern Processors, 1998, http://ciips.ee.uwa.edu.au/~morris/CA406/pipelines.html						
	w	LSI Logic Corporation, An Overview of the ZSP Architecture White Paper, 2000						
	х	Ruetz, Peter and Wen-Wi Ti, Interleaved Multiplier Accumulator, September 12, 1992, European Patent Application						

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

U.S. Patent and Trademark Office PTO-892 (Rev. 01-2001)

Notice of References Cited

Part of Paper No. 06302004

BEST AVAILABLE COPY